
LTC1407/LTC1407A
17
1407fb
APPLICATIONS INFORMATION
HARDWARE INTERFACE TO TMS320C54x
The LTC1407/LTC1407A are serial output ADCs whose inter-
face has been designed for high speed buffered serial ports
in fast digital signal processors (DSPs). Figure 6 shows
an example of this interface using a TMS320C54X.
The buffered serial port in the TMS320C54x has direct
access to a 2kB segment of memory. The ADC’s serial data
can be collected in two alternating 1kB segments, in real
time, at the full 3Msps conversion rate of the LTC1407/
LTC1407A. The DSP assembly code sets frame sync mode
at the BFSR pin to accept an external positive going pulse
and the serial clock at the BCLKR pin to accept an external
positive edge clock. Buffers near the LTC1407/LTC1407A
may be added to drive long tracks to the DSP to prevent
corruption of the signal to LTC1407/LTC1407A. This con-
guration is adequate to traverse a typical system board,
but source resistors at the buffer outputs and termination
resistors at the DSP, may be needed to match the char-
acteristic impedance of very long transmission lines. If
you need to terminate the SDO transmission line, buffer
it rst with one or two 74ACxx gates. The TTL threshold
inputs of the DSP port respond properly to the 3V swing
used with the LTC1407/LTC1407A.
Figure 6. DSP Serial Interface to TMS320C54x
1407 F06
7
10
9
8
6
3-WIRE SERIAL
INTERFACELINK
VDD
CONV
SCK
LTC1407/
LTC1407A
SDO
VCC
BFSR
BCLKR
TMS320C54x
BDR
GND
CONV
0V TO 3V LOGIC SWING
CLK
5V
3V
B13
B12